Abstract-Three-dimensional (3-D) technology promises higher integration density and lower interconnection complexity and delay. At present, however, not much work on circuit applications has been done due to lack of insight into 3-D circuit architecture and performance. One of the purposes of realizing 3-D integration is to reduce the interconnect complexity and delay of two dimensions (2-D), which are widely considered as the barriers to continued performance gains in future technology generations. Thus, understanding the interconnect and its related issues, such as the impact on circuit performance, is key to 3-D circuit applications. In this paper, we present a stochastic 3-D interconnect model and study the impact of 3-D integration on circuit performance and power consumption.
T HE complexity of integrated circuits has grown dramatically over the past few decades. The trend is likely to continue in the next several technology generations. The International Technology Roadmap for Semiconductors (ITRS) projects that VLSI technology will reach tera-scale integration in the year 2014 [1] , implying that more and more transistors have to be closely packed and connected. To accommodate the increasing number of transistors and increasing complexity of interconnection, the ITRS predicts that in 2014 (the end of the roadmap), the chip size would be well over 1000 mm , the feature size as small as 25 nm, and the number of metal layers as many as 10. Accompanying these trends are problems such as the strong quantum effect and short channel effect of ultra-mini devices, the complexity of global interconnection spanning over a vast single device layer, and more pronounced interconnect delay. All of the above problems pose serious challenges to the Manuscript received July 7, 2000; revised November 10, 2000 . This work was supported in part by DARPA (N66001-97-1-8903), NSF CAREER Award (CCR-9984553), and SRC (98-HJ-638), and Intel. The review of this paper was arranged by Editor A. H. Marshak.
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two-dimensional (2-D) process technology and circuit design and can lead to the emergence of three-dimensional (3-D) integration.
Since the start of the integrated circuit era, circuits have been implemented in "3-D" style. In any integrated circuits, there are several metal layers stacked vertically. However, these designs mainly involve only one device layer (2-D). Not much attention has been given to multi-device layer structures because of the difficulties involved in the process technology. Recently, technology for multiple SOI device layers on a single chip has made significant progress [2] [3] [4] [5] . Significant gains in terms of area and performance of 3-D SOI circuits were reported [4] , [6] , [7] . The application of 3-D technology on circuit design is becoming more promising with each new technology generation.
Although 3-D circuit concepts appeared in the early 1980s [8] [9] [10] [11] , and many studies on process technology have been reported, not much work has been done on circuit applications due to lack of design tools and methodologies and lack of insight into circuit architecture and performance. Most of the current circuit and physical design techniques are based on 2-D technologies, and they cannot be easily extended to handle 3-D integration. The main purpose of realizing 3-D integration is to reduce the interconnect complexity and delay. Therefore, knowledge about interconnection length and delay distribution of 3-D circuits is critical in determining device layer and interconnection layer distribution. In the deep submicron technology, clock frequency, power consumption, and chip size are largely determined by the wiring requirements of a VLSI system [12] . Therefore, it is imperative to gain thorough understanding of wiring requirements and their impact on the architecture and performance of 3-D circuits.
There have been studies on 3-D integration, but mainly at board-level [13] . Research at chip-level integration started only recently [14] , [15] . The latest attempt on 3-D chip-level analysis can be found in [16] , where Rahman et al. derived 3-D wirelength distribution by ignoring vertical connections for gates at different device levels. They did not present any closed-form expressions for wire-length distribution. In this paper, we present a comprehensive analysis of 3-D circuits by considering both the horizontal and vertical connections, giving an insight into the pros and cons of 3-D integration, and providing a basic guideline for 3-D circuit design. Closed-form expressions for wire-length distributions are derived. The impacts of 3-D integration on repeater insertion, clock frequency, and power consumption are studied. Results show that 3-D integration can be important for low-power high-performance design in the future technology generations. A schematic of 3-D circuit structure with three device layers is shown in Fig. 1 . Intuitively, 3-D technology offers compact logic gates and, in general, compact functional blocks and circuit structures. In 3-D circuits, transistors are stacked in several device layers, rather than spanning in a vast single device layer. Significant area saving and performance improvement can be achieved due to the increased integration density and reduced wire length of 3-D structures. In [6] , for example, we studied the 3-D integration of array multiplier under 10 different schemes Fig. 2 shows the layout of a 3-D array multiplier under scheme D10. We extracted the physical and electrical parameters of those ten different schemes and then compared their chip sizes and circuit performance. The study showed that 2-device-layer integration achieves nearly 40% area reduction with 18% interconnect delay reduction over standard 2-D structure, while 4-device-layer integration achieves 70% area reduction with 40% interconnect delay reduction.
Although 3-D circuits overcome the problem of long and complicated wiring in 2-D layout and increase the integration density, we foresee a new problem arising from the connections of gates in different device layers. Typically, we ignore the effects of vias in multimetal layers of 2-D circuits. Unfortunately, the same can not be said for the vertical channel that provides a connection path from one to its neighboring device layer in 3-D structures (see Fig. 1 ). A wire may have to go through several vertical channels before it arrives at the desired device layer.
A large number of vertical channels in a 3-D structure can be detrimental to the integration density due to the additional area required for such channels. The combined parasitic effects of several vertical channels may significantly impact circuit performance, especially for circuits with large logic depth. Our study shows that more than 90% of wires go through vertical channels in an 8-device-layer structure. Without careful planning, the impact of the vertical channels may negate the advantages that 3-D structures offer.
In this paper, we study the interconnect modeling of 3-D circuits and investigate the impact of 3-D structures on circuit performance and power consumption. In order to best understand the wiring requirements, a wire is divided into two components: horizontal wire and vertical wire. For a connection from one gate to another, we define the portion that is parallel to the device layers as a horizontal wire and the portion that is perpendicular to the device layers as a vertical wire (Fig. 3) . A horizontal wire may contain several horizontal segments and a vertical wire may contain several vertical channels. Horizontal wires determine the overall routing resources on top of each device layer, and are generally realized by metal layers. Vertical wires are realized by vertical channels and have impact on the area of device layer. Both horizontal and vertical wires contribute to the overall interconnection delay.
The remainder of this paper is organized as follows. In Section II, horizontal and vertical wire-length distributions for 3-D circuits are derived. Section III discusses 3-D wire-length distributions with their implications to 3-D structures. Section IV calculates and plots 3-D delay distribution. Section V discusses the impact of repeater insertion on circuit performance. The applications of 3-D circuits for future technology generations are presented in Section VI. Conclusions are given in Section VII. Some mathematical details are presented in the Appendix.
II. DERIVATION OF STOCHASTIC 3-D WIRE-LENGTH DISTRIBUTIONS

A. Rent's Rule
Several early works were very successful in predicting wirelength distribution and average interconnection length in 2-D circuits [12] , [17] [18] [19] [20] . The primary assumptions in those analyzes were based on a well-established empirical relationship commonly known as Rent's Rule. This relationship correlates the number of signal input and output terminals , to the number of gates , in a random logic network by a simple power law expression: (1) where is a proportionality constant, and is the Rent's constant. We refer to and as Rent's parameters.
This empirical relationship holds for almost all large VLSI systems [12] . For example, the number of external I/O pins for the Intel microprocessor family, from the Intel 4004 in 1971 up to the Pentium Pro in 1996, matches well with Rent's Rule with and [19] . Two extensions of Rent's Rule play key roles in its successful application to the characterization of 2-D wire-length distribution: • Rent's Rule (with the same parameters) holds for all subcircuits when a circuit is partitioned.
• The number of interconnections, , among a group of subcircuits, is proportional to the total terminal count of all the subcircuits, , and the constant of proportionality, , holds hierarchically [12] , [17] , [18] : (2) In [19] , Davis et al. presented a derivation of 2-D wire-length distribution and gave a closed-form expression. In this section, we make a nontrivial extension of this approach to 3-D homogeneous circuits. By homogeneous, we assume that all gate pairs at a horizontal distance of are equally likely to connect to each other regardless of the device layers they are in.
Consider a system with gates distributed in device layers. To simplify the calculation, we assume that the gates are placed in a square array, as shown in Fig. 4 . Therefore, there are cells in the entire array. Each cell has gates stacked vertically. The overall connections among all gates,
, is independent of the number of device layers, , and is given by [17] (3)
We restrict the routing of horizontal wires to Manhattan routing. For simplification, we assume that all connections will take the shortest path. For the horizontal wire-length distribution, we consider only those wires with length larger than one gate pitch. Wires with length less than one gate pitch are connections within gates and have insignificant impact on overall performance and interconnect layers. Therefore, all the connections among gates within each cell are in the vertical direction and do not contribute to the horizontal wires. The total number of such connections, , can be calculated by applying (3) to each cell and multiplying it by the total number of cells, :
The total number of horizontal wires, , is the total number of interconnections among all cells. It can be obtained by subtracting the total number of connections within each cell from the total number of connections among all gates:
B. Horizontal Wire-Length Distribution
Although the derivation of 3-D wire-length distribution is similar to the approach given in [19] , many unique features of 3-D structures, i.e., multidevice layers, vertical wires, etc., need to be considered. For simplification, we highlight only those steps unique to 3-D structures in this section and present the detailed derivation in the Appendix.
To obtain the wire-length distribution, we first calculate the stochastic wire-length distribution of a single cell at the corner (and hence, obtain the wire-length distribution of all gates in that cell). Once the stochastic wire-length distribution is determined for the corner cell, we "remove" it from the system in order to prevent multiple counting of interconnects when we calculate the remainder of the wiring distribution. The same process is repeated for all cells in the system by scanning all cells from the top row to the bottom row and from the left to the right in each row. The wire-length distribution for all gates in device layers is obtained by aggregating the wire-length distribution for individual cells (see Fig. 4 ).
In order to count the number of horizontal connections of length that a cell at has, we consider cells that are of horizontal distance away from it. These cells are located at the circumference of a partial Manhattan circle with center and radius . A Manhattan circle with center and radius , where the radius is measured by Manhattan distance ( ), is in diamond shape. It is called partial Manhattan circle since only half the cells on the circumference needs to be considered; the other half has already been counted and removed. For a large square gate array, most Manhattan circles are entirely contained within the array except for those whose centers are within distance from the boundary (refer to Fig. 23 in the Appendix). However, due to the symmetrical properties of the Manhattan circle and the gate array, and for the purpose of calculating the expected number of connections between a gate pair, we treat all partial Manhattan circles as contained within the gate array, like the one shown in Fig. 4 . The error caused by such an approximation is small as proved by 2-D circuits [19] . Nevertheless, we will correct it later by a normalization coefficient [See (14) ]. We denote the individual gates at the center of the Manhattan circle as set , the gates within the partial Manhattan circle as set , and the gates on the circumference of the partial Manhattan circle as set . The numbers of gates in , , and are denoted as , , and , respectively. Thus
The expected number of connections from set to set is (9) of which the derivation is given in the Appendix [see (59)].
The total number of gate pairs between and are . Therefore, the average number of interconnects connecting each gate pair separated by a horizontal length in a given partial Manhattan circle is obtained by dividing the number of connections, , by the total number of gate pairs, :
Applying binomial expansion, is simplified as follows:
Such a simplification, though not necessary, would lead us to a clean final wire-length distribution. The total number of gate pairs in square array, separated by a length is (12) where the term arises from the facts that each cell has gates and there are totally potential gate pairs between two cells [see (49) in Appendix for the derivation].
The horizontal wire-length distribution, , is given by multiplying the average number of interconnects connecting each gate pair, , by the number of gate pairs, :
where is the normalization coefficient that can be determined by the following equation: (14) Thus, we obtain the final 3-D circuit horizontal wire-length distribution function, , as follows: (15) where is shown in (16) at the bottom of the next page.
If , applying l′Hôpital's rule, converges to (17) Note that when , as a special case, (15) gives the wirelength distribution of 2-D circuits derived by Davis et al. [19] .
C. Vertical Wire-Length Distribution
In this subsection, we derive the vertical wire-length distribution. Consider two cells and (each cell contains gates) in a homogeneous system as shown in Fig. 5 . There are a total of potential gate pairs. Among those potential gate pairs, pairs are in the same device layers, pairs are one device layer apart, pairs are two device layers apart, and so on. Since connections always take the shortest path, connections among gate pairs in the same device layers do not go to other device layers and thus do not contribute to the vertical wires. Therefore, only of the total horizontal wires, , are connected with vertical wires; the number of wires containing both horizontal components and vertical components is (18) The number of wires containing both horizontal components and vertical components, , plus the number of wires containing only vertical components, , is the total number of vertical wires, :
Inspecting Fig. 5 , the vertical wire-length distribution can be easily obtained: (20) where is the length of vertical wires in unit of one device layer depth (distance between two neighboring device layers).
is the normalization coefficient. The normalization is necessary for obtaining the distribution of the entire system since the expression ( ) gives only the relative corresponds to the 2-D case. We observe that the global interconnects as well as the local interconnects are significantly reduced by 3-D structures. We also observe that there is a higher reduction of horizontal wires when the number of device layers is larger. However, the reduction of horizontal wires is achieved at the expense of vertical wires. 3-D structures reduce the wire length by stacking devices into several small device layers instead of spanning them in a single, but large device layer. A connection between two gates can be realized by going through a shortened horizontal wire and a vertical wire. Some nets may go through only vertical wires, obviating the need of horizontal wires. Fig. 7 plots the vertical wire-length distributions. It shows that even though the number of vertical wires decreases with the increase of length, the numbers of long vertical wires are still considerably large. The large number of long vertical wires may limit the number of the device layers that can be integrated.
To best understand the effect of the vertical wires, we also plot the percentage of the total wires that contain vertical components (Fig. 8) . The plot shows that for , almost all wires require vertical connections. The large number of vertical wires will have significant impacts on circuit layout and fabrication process. For circuits with large logic depth, the vertical wires may even impact the performance.
IV. 3-D DELAY DISTRIBUTION
To assess the impact of 3-D structures on the circuit performance, we calculate 3-D delay distribution. To simplify the calculation, we assume that each gate is a two-input NAND gate, as shown in Fig. 9 . Based on transistor density predicted by ITRS, Fig. 9 . Two-input NAND gate and its logic symbol. the sizes of the transistors are estimated to be and . Also, for a net with both horizontal wire and vertical wire, we assume that the vertical wire is in the middle of the net regardless of the length of the net (Fig. 10) . We denote the resistance and capacitance of a horizontal wire of one gate pitch as and , respectively; and denote the resistance and capacitance as and , respectively for a vertical wire with one device layer depth. The coefficients and equalize the vertical wire-length to horizontal wire-length for resistance and capacitance calculation. The distributions are plotted under the assumption that tungsten plugs are used as vertical channels; and are estimated to be 10 and 0.85, respectively. Table I lists the device and interconnect parameters for 180 nm technology node identified by ITRS [1] . Base on these data, the impact of 3-D integration on circuit performance is investigated using the Elmore delay model [12] .
The delay of a net is represented as [12] , [21] : (23) where is the fan-out and is assume to be 3 [12] , [19] . , , and represent gate switching resistance, input ca- pacitance, and output capacitance, respectively, while and denote horizontal and vertical wire length, respectively. Fig. 11 plots the delay distributions with respect to the number of device layers for 1, 4, 8, and 16 ( corresponds to the 2-D case). Clearly, we see that every 3-D delay distribution shows two distinct regions compared to 2-D distribution (solid line). We refer to the region that has more nets than 2-D as local region since it contains mostly short-delay nets and the region that has less nets than 2-D as the global region since it contains mostly the long-delay nets.
We observe that as the number of device layers increases, the range of the local region increases and the range of the global region decreases. Two factors contribute to this scenario. First, with more device layers, more long-delay nets in 2-D are reduced and converted into short-delay nets in 3-D. The increase of nets in the local region compensates for the decrease of nets in the global region so that the conservation of total nets is maintained. Thus, the local region is enlarged. We can therefore conclude that 3-D structures effectively reduce the long-delay nets to achieve high performance. Second, the influence of vertical wires is more pronounced with the increasing number of device layers and may even turn the short delay nets in 2-D to moderate delay nets in 3-D. When the contribution of vertical wires is significant enough, the local region may even be further extended and may cancel the benefit brought by 3-D structures. This again implies that vertical wires may limit the number of the device layers that can be integrated.
The detrimental effect of vertical wires on short interconnections can be further observed from Fig. 12 , where the delay distributions with respect to different vertical wire resistance and capacitance coefficients ( and ) is plotted. For comparison purposes, 2-D distribution is also included. Fig. 12 shows that the resistance and capacitance of vertical wires have almost no impact on long delay nets. However, as the resistance and capacitance of the vertical wires increase, the local region extends.
V. REPEATER INSERTION AND CIRCUIT PERFORMANCE
When the resistance of the interconnection is comparable to or larger than the on-resistance of the driver, the propagation delay increases quadratically with respect to the interconnection length. With judicious insertion of repeaters, the delay becomes linear as the wire is broken into several sections ( sections for repeaters) [12] , [22] . In this subsection, we investigate the impact of 3-D structures on repeater insertion.
To simplify the calculation, we assume that all repeaters are identical. Each repeater is implemented by cascading two inverters. The circuit structure and transistor sizing of repeaters are shown in Fig. 13 . We use the results in [12] , [22] to determine the number of repeaters required to minimize delay. Equation (23) is used to calculate the delay of each wire section. Thus, the delay of the whole net is the sum of all section's delays.
Fig. 14 plots the number of repeaters needed to minimize the interconnect delay as much as possible with respect to the number of device layers for 1, 2, 4, 8, and 16. From the plot, we see that the number of repeaters is significantly reduced in 3-D structures. This is especially important for circuits with high interconnect complexity (interconnect complexity is described by Rent's constant -higher corresponds to higher complexity with more global nets). For example, with , a 2-D layout needs about 30 repeaters for every hundred gates, which is unacceptably high. With 8-device-layer integration, the number of repeaters can be reduced to 9 per hundred gates, and only 5 for . Fig. 14 shows that 3-D structures significantly relieve the difficulty of placement and routing due to repeater insertion. Moreover, reducing the number of repeaters will further reduce the chip area and increase the integration density. In addition, even with a much larger number of repeaters inserted, 2-D circuits are still unable to achieve the same performance of 3-D. Fig. 15 plots the worst case clock frequency for different 3-D circuits. Here, we assume that the worst case clock period is proportional to the longest delay net after repeater insertion [1] , [23] . For comparison, we normalize them with respect to the 2-D case at . 3-D circuits show significant performance improvement. Most of them can be clocked at rates double or even triple the 2-D rate. From the plot, we observe that higher indeed corresponds to higher interconnect complexity (longer delay), and thus shows lower clock rate. Therefore, 3-D integration is suitable for high interconnection complexity circuits.
VI. 3-D CIRCUIT PERFORMANCE AND POWER TRENDS FOR FUTURE TECHNOLOGY GENERATIONS
Using 1999 International Technology Roadmap for Semiconductors as guidance [1] , we further study the applications of 3-D integration for the future technology generations. ITRS identifies the trends and challenges of the VLSI technology from 1999 up to 2014. The period is divided into 6 technology generations. Clear targets and technology requirements for each generation are projected. Table II lists the parameters of high performance MPUs for the six technology generations. We again assume that the gates are 2-input NAND gates as shown in Fig. 9 , and a repeater is two cascaded inverters as shown in Fig. 13 . The wire width are two times the minimum gate length. We assume that the coefficient and remain the same across the six technology generations ( and ). Rent's constant is arbitrarily set as 0.45 based on the facts that of the modern MPUs is around 0.30-0.60 [12] and that our discussions and conclusions of this section are independent of the value of . Fig. 16 plots the number of repeaters needed over technology generations for various numbers of device layers. We again see the significant reduction of repeaters with 3-D structures. Fig. 16 also shows that the demand of repeaters increases rapidly with the migration from one technology generation to another. This implies that 3-D structures become important for future technology generations in reducing repeater requirement. While the number of repeaters are reduced, the clock rates increase with the use of 3-D structures. Fig. 17 plots the worst case clock rates over technology generations for different number of device layers. The worst case clock period is again assumed to be proportional to the longest delay net. We also assume that the corresponding 2-D circuit performance at each technology node meets its ITRS target (i.e., 1.2 GHz for 180 nm node) so that we can normalize the clock rates of all generations to 180 nm node. We observe that 3-D structures have two or three technology generation advantage over 2-D circuits in terms of performance.
Figs. 18 and 19 plot the average power consumption per switching for a single gate and for the whole chip, respectively. In estimating the power consumption, we assume that the supply voltage remains the same within the technology gener- ation regardless of the number of device layers. Therefore, the power due to gate switching capacitance is the same for any number of device layers in the same technology generation. Based on our estimation, power consumption is still dominated by the gate switching capacitance. However, power consumed by interconnects (including repeaters) is becoming substantial, taking about 15% to 25% of the total power. This is not insignificant and should call for our attention.
Despite the continuing reduction of power consumption in each gate, the total power for the whole system continually increases over technology generations due to the increase in transistor count. Nevertheless, 3-D integration can provide a relief, as shown in Figs. 18 and 19 . This mainly comes from the reduction of the interconnect capacitance, since we assume that the device or circuit structure is not altered. However, we observe that there is a limit on how much reduction can be achieved by 3-D integration. In fact, integrating more device layers may increase the power consumption. To understand this phenomenon, we take 180 nm technology node as an example and plot the interconnect capacitance distribution for different number of device layers (Fig. 20) . It is clear from the plot that the high and low capacitance nets are reduced while the medium capacitance nets are increased. Therefore, there is a tradeoff between reducing higher capacitance nets and increasing medium capacitance nets. In another words, there exists an optimum number of device layers that gives the lowest total interconnect capacitance.
The existence of an optimum number of device layers that gives the lowest total interconnect capacitance can be more clearly seen in Fig. 21 , where the horizontal wire capacitance, vertical wire capacitance, and the total interconnect capacitance versus the number of device layers are plotted. The plot shows that while the horizontal wire capacitance is reduced by 3-D integration, the vertical wire capacitance is increased. For the small number of device layers, the decrease of horizontal wire capacitance overrides the increase of the vertical wire capacitance. Therefore, the total interconnect capacitance decreases, so does the power consumption. However, with large number of device layers, the trend of decreasing horizontal wire capacitance slows down while the rate at which the vertical wire capacitance increases almost remains the same. Thus, the total wire capacitance increases. This in turn increases the power consumption.
The increase of interconnect complexity outpaces the increase of the circuit complexity. The percentage of total power consumption due to the interconnect increases with each new technology generation. Reducing interconnect power consumption through 3-D integration can important for future VLSI technologies.
VII. CONCLUSIONS
We divide 3-D wires into horizontal and vertical sections. The closed-form expressions for horizontal and vertical wire-length distributions are derived. We show that 3-D structures significantly reduce the horizontal global wires as well as local wires. However, we pay the penalty of increasing number of vertical wires. The large number of vertical wires may impact the integration density, chip size, and circuit performance.
We further study 3-D circuit delay distribution and repeater insertion. We find that 3-D structures effectively reduce the global nets, but increase the local nets. The increasing number of device layers would reduce the number of global nets more at the expense of increasing the local nets. This may set a ceiling on how many device layers we can integrate. We also show that 3-D structures significantly reduce the repeaters needed to minimize the interconnect delay. Reducing repeater requirement does not only save the chip area and increase the integration density, but also relieves the difficulties involved in pre-layout chip size estimation and layout floor planning. Finally, we show that with 3-D structures, circuits can work at much higher clock frequencies than that of 2-D.
3-D circuit applications for future technology generations are also investigated. Our analyses show that 3-D circuits have two or three technology generation advantage over 2-D circuits in terms of performance. Moreover, 3-D integration can naturally provide a relief for power dissipation due to the reduction of the interconnect capacitance, even though the relief is limited. We conclude that 3-D integration can be a viable solution for low-power high-performance designs in the future technology generations.
APPENDIX
For reader's convenience, we append a detailed mathematic derivation on some results used by the paper. Some are reproduced (with a few modifications for 3-D applications) from the work of Reference [19] , in which the authors considered 2-D circuits.
A. Function
Function is defined as the number of gates that are of distance away from the gates in the th row and th column in a square array of gates, as seen in Fig. 22 . This function excludes any gates at position ( th row and th column) that satisfy or . The square gate array is formed by an array cells, each cell containing gates.
By the above definition, gates that are of distance away from the gates at are distributed in the bottom half of a Manhattan circle whose center locates at and whose radius is . We refer this half circle as a partial Manhattan circle. Such a structure can be viewed as an abstract mathematic model shown in Fig. 23 
Likewise, we should add back , the overlap of and , in the case of , where
The final general form of function then is (31)
B. Total Gate Pairs Away Each Other in the Square Gate Array
Multiplying by gives the number of gate pairs away from the cell at since there are totally gates at . summing over the entire square gate array gives , the total number of gate pairs separated by a length in the horizontal direction. 
C. Expected Number of Interconnects between Two Gate Blocks
The expected number of interconnects between two gate blocks is determined using Rent's Rule.
Consider three distinct but adjacent blocks , , and shown in Fig. 24 . The number of connections between Block and Block is calculated by conserving I/O terminals for blocks , , and . Conservation of I/O terminals states that the terminals for blocks , , and are either inter-block connections or external system connections. Therefore ------
where these variables are defined in Table III . Because blocks and are adjacent, we can treat blocks and as one big block. From the conservation of terminals, the number of I/O's between blocks and is:
--
Likewise, blocks and are adjacent, the number of terminals between blocks and can be written as --
Substituting (51) and (52) into (50), and simplifying it, gives --
The number of I/O terminals for individual block is directly calculated from Rent's Rules. Assuming , , and are the number of gates in block , , and , respectively. From (1), the number of terminals for each block is (54) (55) (56) (57) Thus, the number of terminals connecting blocks to is --
Therefore, the expected number of interconnects between blocks and is ----
